Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{142432,
        author = {Akanksha Goswami and Rajesh Bathija and shikha sharma},
        title = {CMOS Implementation of Low Complexity Multiplication Technique},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {2},
        number = {1},
        pages = {336-338},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=142432},
        abstract = {A low-complexity design for multiplication is primary requirement in Fast Fourier implementation. In this work an optimized multiplier for twiddle factor multiplier is designed. The proposed multiplier is slightly modified from the existing complex multipliers. A 3 bit multiplier is designed which results low power consumption with high speed. The presented complex multiplier with minimum complexity has with much less delay and simulation time, which reduces overall speed when implemented in FFT. The proposed CMOS implementation of multiplier is simulated in 45 nm scale using tanner tool version 14.11.},
        keywords = {Complex multiplier, CMOS, DFT, FFT, Urdhva Tiryakbhyam Multiplier},
        month = {},
        }