Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{144171,
        author = {D.Ashwini and D.Srikar and Gopi Kondra},
        title = {An optimal approach of Priority Encoding based Reversible Comparators},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {3},
        number = {7},
        pages = {206-210},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=144171},
        abstract = {Lowering energy dissipation is the excellent goal in the world of VLSI circuit design. Traditional logic dissipates extrapower by dropping bits of information whereas reversibility recovers bit loss from the designated input-output mapping. Accordinglyreversible logic has turn out to be immensely trendy study subject and its applications have spread in various technologies. Comparators are a key aspect in most digital systems. In this paper we propose two new reversible comparator designs based on the suggestion of priority encoding. The designs consist of most of the time the Toffoli gates with each positive and negative control lines. The designs are optimized to reduce the quantum cost and delay. The proposed designs offer more growth in delay over the existing serial comparator and the equation based comparator. We also suggest modifications to the prevailing serial comparator and the equation based comparator for optimized performance.

},
        keywords = {Reversible logic, comparators, priority encoding, quantum cost, delay, logic depth.},
        month = {},
        }