• ISSN: 2349-6002
  • UGC Approved Journal No 47859
Author Login IJIRT Partner Network (IPN) Login

COMPARISON ANALYSIS OF HIGH-PERFORMANCE DOMINO OR-GATE LOGIC CIRCUIT DESIGNS FOR HIGH-SPEED APPLICATIONS

  • Unique Paper ID: 143671
  • Volume: 2
  • Issue: 12
  • PageNo: 411-414
  • Abstract:
  • Nowadays, Design for low power has become one of the major concerns for complex, very large scale integration (VLSI) circuits. As technology has shrunk to 90nm i.e. tens of millions of gates are implemented on relatively small die, leading to increase in leakage current. Domino logic gates are widely utilized in high performance designs because of their speed. The performance of high fan-in domino circuits is degraded by technology scaling due to exponential increase in leakage due to which they suffer from high noise sensitivity. In this paper, we compared several domino logic circuit designs to improve the performance along with leakage power. Lower total power consumption is achieved by utilizing these techniques shown. These Domino logic circuits are simulated in T-SPICE tool.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 2
  • Issue: 12
  • PageNo: 411-414

COMPARISON ANALYSIS OF HIGH-PERFORMANCE DOMINO OR-GATE LOGIC CIRCUIT DESIGNS FOR HIGH-SPEED APPLICATIONS

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry