MICRO BLAZED BASED SOC PLATFORM FOR JPEG2000 COMPRESSION ON SPARTAN6 FPGA

  • Unique Paper ID: 143978
  • Volume: 3
  • Issue: 4
  • PageNo: 319-324
  • Abstract:
  • With the advent of semiconductor process and EDA tools technology, IC designers can integrate more functions. However, to reduce the demand of time-to-market and tackle the increasing complexity of SoC, the need of fast prototyping and testing is growing. Taking advantage of deep submicron technology, modern FPGAs provide a fast and low-cost prototyping with large logic resources and high performance. So the hardware is mapped onto an emulation platform based on FPGA that mimics the behavior of SOC. In this paper we use FPGA as a system on chip which is then used for image compression by 2-D DWT respectively and proposed SoC for image compression using soft core Micro blaze. The JPEG2000 standard defines compression techniques for image data. As a consequence, it allows to store and transfer image data with considerably reduced demand for storage space and bandwidth. . Proposed SoC for JPEG compression has been implemented on FPGA Spartan-6 SP605 evaluation board using Xilinx platform studio, because field programmable gate array have reconfigurable hardware architecture. Hence the JPEG2000 image with high speed and reduced size can be obtained at low risk and low power consumption of about 0.699W. The proposed SoC for image compression is evaluated at 83.33MHz on Xilinx Spartan-6 FPGA.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 3
  • Issue: 4
  • PageNo: 319-324

MICRO BLAZED BASED SOC PLATFORM FOR JPEG2000 COMPRESSION ON SPARTAN6 FPGA

Related Articles