Author Login IJIRT Partner Network (IPN) Login

LEAKAGE CURRENT CONTROL USING FULL ADDER

  • Unique Paper ID: 144115
  • Volume: 3
  • Issue: 6
  • PageNo: 121-125
  • Abstract:
  • The commonly used leakage power suppression technique in integrated circuits is power/grounded gating techniques which is also known as multi-threshold CMOS technique. When an MTCMOS circuit block transitions from sleep mode to active mode, there will be production of significant power and ground distribution network noise. Mainly, by using full adders, the calculation of leakage current are made easy. By separating the functionality of a circuit into independent, interchangeable modules, it is necessary to executes only one aspect of desired functionality. This improves dynamic nature of design in real time applications. It makes easier for fault detection and malfunctioning of in circuit.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 3
  • Issue: 6
  • PageNo: 121-125

LEAKAGE CURRENT CONTROL USING FULL ADDER

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry