Microcontroller Based Testing of Digital IP-Core

  • Unique Paper ID: 150565
  • Volume: 7
  • Issue: 7
  • PageNo: 231-236
  • Abstract:
  • Testing core-based System on Chip [1] is a challenge for the test engineers. To test the complete SOC at one time with maximum fault coverage, test engineers prefer to test each IP-core separately. At speed testing using external testers is more expensive because of gigahertz processor. The purpose of this paper is to develop cost efficient and flexible test methodology for testing digital IP-cores [2]. The prominent feature of the approach is to use microcontroller to test IP-core. The novel feature is that there is no need of test pattern generator and output response analyzer as microcontroller performs the function of both. This approach has various advantages such as at speed testing, low cost, less area overhead and greater flexibility since most of the testing process is based on software.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 7
  • Issue: 7
  • PageNo: 231-236

Microcontroller Based Testing of Digital IP-Core

Related Articles

Impact Factor
8.01 (Year 2024)

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry