• ISSN: 2349-6002
  • UGC Approved Journal No 47859
Author Login IJIRT Partner Network (IPN) Login

Implementation of Low Power and Area Efficient Vedic Multiplier Using FinFET based Pass Transistor Logic

  • Unique Paper ID: 151426
  • Volume: 7
  • Issue: 12
  • PageNo: 679-683
  • Abstract:
  • Designing a low power consuming and area efficient Vedic multiplier using Hybrid Full Adder. Arithmetic operations plays on vital role in many real-time applications. Vedic multiplier has been introduced to solve the problems of existing multiplier. High speed and low power multiplier has been in increasing demand day by day. Multiplier like Array multiplier, Booth multiplier, Bit serial multiplier, Carry save multiplier and etc.., are used for as source of the algorithms. This algebra arithmetic operations and geometry. Urdhva Tiryabhyam is widely employed formula which provides high speed and efficient. This paper design a Vedic multiplier with FinFET based pass transistor logic.2*2 and 4*4 Vedic multipliers are developed and executed 180nm approach with Tanner EDA Tool 3.0.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 7
  • Issue: 12
  • PageNo: 679-683

Implementation of Low Power and Area Efficient Vedic Multiplier Using FinFET based Pass Transistor Logic

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry