Author Login IJIRT Partner Network (IPN) Login

Design of soc external attack detection and classification system

  • Unique Paper ID: 161241
  • Volume: 10
  • Issue: 2
  • PageNo: 1001-1007
  • Abstract:
  • In a real-world application context, hostile efforts on integrated circuit (IC) chips pose a threat to secure hardware systems. The vertical integration of systems, circuits, and packaging technologies is covered in this article along with overviews of physical assaults on cryptographic circuits, related weaknesses in an IC chip, and protection strategies. On-chip monitoring circuit design techniques to detect attacker attempts are described and put to the test using Si demonstrators. For safe IC chips, physical structures are investigated in order to create defences against multimodal side-channel attacks. In order to achieve avoidance, detection, and resilience against electromagnetic and laser attacks, the frontside complementary metal-oxide semiconductor (CMOS) circuits of a Si substrate are integrated with its backside buried metal (BBM) wirings
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 10
  • Issue: 2
  • PageNo: 1001-1007

Design of soc external attack detection and classification system

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry