• ISSN: 2349-6002
  • UGC Approved Journal No 47859

Design and Implementation of VLSI DHT highly Modular and Parallel Architecture for Image Compression

  • Unique Paper ID: 144121
  • Volume: 3
  • Issue: 6
  • PageNo: 148-152
  • Abstract:
  • Discrete Hartley transform is one of the most imperative algorithms of the signal processing and image processing system. Now a day in each field obligatory an ever increasing demand for high speed processing and low area design. Many types of discrete Hartley transform algorithm are design in different adder but bit by bit is required high speed adder.In addition, the hardware complexity can be expressively condensed using sub expression sharing technique of the proposed algorithm in highly parallel VLSI implementation. With efficient sharing of multipliers having the same constant and using the advantages of the proposed algorithm, the numbers of multipliers and adders used has been significantly reduced and is kept at a minimum compared with that of the existing algorithms. Efficient implementation of multipliers with a constant is possible in VLSI. Digital image processing is the use of computer algorithms to perform image processing on digital images.In this project, image compression has been taken as an application to prove the functionality of DHT algorithm in the field of digital signal processing.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 3
  • Issue: 6
  • PageNo: 148-152

Design and Implementation of VLSI DHT highly Modular and Parallel Architecture for Image Compression

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry