• ISSN: 2349-6002
  • UGC Approved Journal No 47859

Implementationof High-Performance Double-Gate SOI Circuit Design

  • Unique Paper ID: 144472
  • Volume: 1
  • Issue: 7
  • PageNo: 680-683
  • Abstract:
  • Double-gate fully-depleted (DGFD) SOI circuits are viewed as the next generation VLSI circuits. This paper investigates the impact of scaling on the demand and challenges of DGFD SOI circuitdesign for low power and high performance.This paper presents the design of a45nm FD-DG SOI MOSFET and studies the impact of versionof channel doping and gate oxide thickness (TOX) on numeroustool parameters. Characteristics for the proposed MOSFEThave been obtained by way of considering most useful values of channeldoping and TOX. Cogenda’s Visual TCAD device has been used forthe device simulation and parameter extraction.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 1
  • Issue: 7
  • PageNo: 680-683

Implementationof High-Performance Double-Gate SOI Circuit Design

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry