• ISSN: 2349-6002
  • UGC Approved Journal No 47859

A Study of Globally Shared-Medium On-Chip Interconnect

  • Unique Paper ID: 144473
  • Volume: 1
  • Issue: 5
  • PageNo: 1211-1214
  • Abstract:
  • Timing driven physical design, synthesis, and optimization tools necessity efficient closed-form delay models for assessing the delay associated with each net in an integrated circuit (IC) design.In this paper, we display that with straightforward optimizations, the traffic among different cores can be reservedrelatively low. This in turn permits simple shared-mediuminterconnects to be built using communication circuitsdriving transmission lines. This architecture compromises extremely low latencies and can support a large number ofcores without the need for packet switching, eradicatingcostly routers.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 1
  • Issue: 5
  • PageNo: 1211-1214

A Study of Globally Shared-Medium On-Chip Interconnect

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry