An Enactmentof Interconnect Circuit Techniquesfor Energy Efficient on-Chip Interconnects

  • Unique Paper ID: 144513
  • Volume: 2
  • Issue: 2
  • PageNo: 273-277
  • Abstract:
  • This paper presents a relative study ondifferent interconnect circuit techniques for on chipinterconnects. We have related different circuit structure byemploying on RC and RLC interconnects. In this delay benefit forcurrent sensing rises with an increase in wire width. Contrastingrepeaters, current sensing does not require placement of buffersalong the wire and it eliminates any placement constraints. Outof all these techniques a differential RLC current mode signalingcircuit insertion has offered the less amount of energy.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 2
  • Issue: 2
  • PageNo: 273-277

An Enactmentof Interconnect Circuit Techniquesfor Energy Efficient on-Chip Interconnects

Related Articles