A Revision of On-Chip Interconnection Modeling for High Speed VLSI Systems

  • Unique Paper ID: 144532
  • Volume: 3
  • Issue: 1
  • PageNo: 392-396
  • Abstract:
  • This paper presents closed–form expressions for RC and RLC interconnection trees in current mode signaling, which can be employed in VLSI design tool. These investigative model expressions can be used for precise calculation of delay after the design clock tree has been located out and the design is fully routed.Assessment of these analytical models is several orders of magnitude faster than simulation using SPICE.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 3
  • Issue: 1
  • PageNo: 392-396

A Revision of On-Chip Interconnection Modeling for High Speed VLSI Systems

Related Articles