FLOATING-POINT BUTTERFLY ARCHITECTURE BASED ON CARRY SELECT ADDER REPRESENTATION WITH IMPROVEMENT IN SPEED COMPUTATION

EASAM. SWAPNA PRIYA SINDHUJA; A.HARI PRASAD; P.ANIL KUMAR

FLOATING-POINT BUTTERFLY ARCHITECTURE BASED ON CARRY SELECT ADDER REPRESENTATION WITH IMPROVEMENT IN SPEED COMPUTATION

Authors: EASAM. SWAPNA PRIYA SINDHUJA, A.HARI PRASAD , P.ANIL KUMAR

Unique Paper ID: 144850
Volume: 4
Issue: 5
PageNo: 57-62

Keywords: Carry Select Adder (CSA) representation butterfly unit Fast Fourier Trans-form (FFT) Floating-Point (FP) three-operand addition.BSD (Binary significant digit) adder.

Abstract:
Fast Fourier transform (FFT) coprocessor, having a significant impact on the performance of communication systems, and in DSP processors has been a hot topic of research in recent years. The FFT function is consists of consecutive multiply add operations over complex numbers, dubbed as butterfly units. Applying floating-point (FP) arithmetic to FFT architectures, specifically butterfly units, has become more popular recently. It offloads compute-intensive tasks from general-purpose processors by dismissing FP concerns (e.g., scaling and overflow/underflow). However, the major downside of FP butterfly is its slowness in comparison with its fixed-point counterpart. This reveals the incentive to develop a high-speed FP butterfly architecture to mitigate FP slowness. This brief proposes a fast FP butterfly unit using a devised FP fused-dot-product-add (FDPA) unit, to compute ABÂ±CDÂ±E, based on binary-signed-digit (BSD) representation. The FP three-operand BSD adder and the FP BSD constant multiplier are the constituents of the proposed FDPA unit. A carry-limited BSD adder is proposed and used in the three-operand adder and the parallel BSD multiplier so as to improve the speed of the FDPA unit. Moreover, modified Booth encoding technique is used to accelerate the BSD multiplier. The synthesis results show that the proposed FP butterfly architecture is faster than previous counterparts but requires more area.

email to a friend

Cite This Article

ISSN: 2349-6002
Volume: 4
Issue: 5
PageNo: 57-62

FLOATING-POINT BUTTERFLY ARCHITECTURE BASED ON CARRY SELECT ADDER REPRESENTATION WITH IMPROVEMENT IN SPEED COMPUTATION

Available:https://ijirt.org/Article?manuscript=144850

11 Mar, 2018

Simulation of BIST based Multiplier using FPGA

23 Oct, 2017

SPEECH QUALITY ENHANCEMENT USING FAST ADAPTIVE KALMAN FILTER

22 Oct, 2017

Driverless Eyes off Road Detection System

05 Sep, 2017

Frequency Reuse of LTE Networks based on RRM

19 Aug, 2017

Power Quality Improvement of PMSG Based DG Set Feeding Three-Phase Loads

17 Aug, 2017

Simulation of An Improved Active Power Filter Performance for Renewable Power Generation systems

17 Aug, 2017

ANALYSIS OF ELECTRIFIED APPLICATION OF TRANSFORMER LESS HYBRID SERIES ACTIVE FILTER.

17 Aug, 2017

A Multilevel Converter With a Floating Bridge for Open-End Winding Motor Drive

17 Aug, 2017

Using modified modulation and double frequency ripple suppression control reduce the capacitance in a single phase PV quasi-z-source inverter

Impact Factor
8.01 (Year 2024)

UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry